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INTRODUCTION 
As one of the important tools of NDE, imaging technology provides fast, intuitive, 
and reliable diagnostic information for various research and industrial NDE applications. 
While as digital computer and electronic technologies bloom, a large number of advanced 
imaging systems as well as digital image processing algorithms have been successfully 
developed in the last two decades. These devices and algorithms have been adapted for 
NDE applications. A high quality NDE image obtained by an imaging system provides 
the visible information of the material structure. However, qualities of NDE images 
are often limited by some factors such as noise and unsharpness, incomplete data and 
information loss, sensitivities of the sensors and capability of the devices [1, 2, 3]. 
Many image processing methods can be applied to increase reliability of the images 
and to analyze the images. These methods includes image transform, reconstruction, 
enhancement, restoration, and feature extraction. The references of these methods can 
be readily found in many textbooks and research journals and we try not to do an 
exhaustive list in here. To have a quick review of different image processing techniques, 
one may find useful a recent review paper by Demoment [4] and the textbook written 
by Gonzalez and Wintz [5]. 
Five important characteristics of practical NDE image processing systems in the 
inspection environment are: fast, reliable, economic, user friendly and powerful. A 
good NDE image processing system should be able to reliably process a large number 
of images in a reasonable amount of time with certain complexity of the algorithms. 
The portability and cost of the system are also important factors to be concerned for 
the application in remote sites and industrial inspection lines. Many image processing 
workstations use a general computer as a data processor which is connected to an image 
grabber. There is not much freedom in the connections among the image grabber, data 
processor and the video composite circuit. Although this configuration is suitable for 
research and development projects, its non-specialized configuration wastes the resource 
of the computer power and it is not efficient for practical applications. Due to the 
architecture requirement, the speed of a general computer for image processing is often 
much poorer than that of available digital signal processors. The I/O bottleneck and 
communication between processor and digitizer further slow down the processing speed. 
The operating system and compiler occupy a large space of precious memory and 
make the software to be inefficient and slow. Most workstations with image processing 
capability are not portable and they are not suitable to be carried around in a remote 
site or in a mobile unit. 
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Fig. 1. Operating environment of the system with external connections. 
= = 
This work reports our efforts to develop a portable high speed video image 
acquisition and processing system using high speed digital signal processors for 
industrial NDE applications and other appropriate applications. The speed, resolution, 
and compatibility of this system are superior to that of our previous system [6]. The 
digital signal processor TI TMS320C25 used in this system allows that most image 
processing algorithms can be completed within a few seconds. The system can either 
stand alone or be connected to an IBM-PC. It consists of two units: portable unit and 
IBM expansion card. These two units can be used together or separately. The input 
and output of the portable unit are the standard composite video signal NTSC (National 
Television Standards Committee) or RS-170 (Raster Scan). The unit digitizes a video 
picture at the rate of 30 frames per second with a resolution of 480x 512 and 256 gray 
levels. Depending on a specific algorithm, the processing time varies from less than a 
second to less than a minute for most simple image processing algorithms. The system 
can be connected to an IBM-PC through the expansion card so that data and programs 
can be transferred between the system and the PC. Additionally, the PC expansion card 
can be used as a high speed data processor of the PC to increase the computation speed 
of the PC. In this paper, we present our system at a block diagram level. 
OPERATION ENVIRONMENT OF THE SYSTEM 
The system with the external connections is shown in Figure 1. The entire 
system, except the PC expansion card, is contained in a metal case having a size of 
1O.5"x 18.5"x4.0". A 4x20 LCD and a 4x4 keypad are mounted onto the case to 
operate the system. One may digitize a NTSC video image and process the digitized 
image by simply pushing the keypad. Multiple choices given by LCD allow a user 
to choose a specific image processing program among various image enhancement, 
restoration, and feature extraction programs. The processed digital image is converted to 
the NTSC signal which then is displayed on a TV screen. The system can communicate 
with the a PC through a high speed parallel port or a RS-232 serial port. The parallel 
port connection is through an expansion card we designed. The expansion card serves 
as the port driver or a coprocessor of the PC. When the system is connected with the 
PC, data and programs can be transferred between the system and a pc. Nevertheless, 
the system can be operated in a standing mode without any connection to a computer. 
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Fig. 2. System block diagram. 
System Bus 
As shown in Figure 2, the system consists mainly of an image grabber, a video 
composite circuit, a system controller, a digital signal processor TI TMS320C25, high 
speed data and program memories, and a PC expansion card. Except the PC expansion 
card, every thing mentioned above is contained in a small case which can be operated 
alone and be easily brought to a remote site. 
IMAGE GRABBER AND VIDEO COMPOSITE CIRCUIT 
We designed and implemented the image grabber using a 8-bit flush AID converter 
and two Intel EPLDs 5C090. The image grabber digitizes the standard video image 
in the rate of 30 frames per second with a resolution of 480 lines and 512 pixels per 
line. The 8-bit flush AID converter in the grabber provides 256 gray levels of dynamic 
range. 480x512 bytes of SRAM are required to store a frame of digitized video image. 
Two Intel EPLDs were programed so that the start points of a field and a line can be 
identified. The EPLDs also provide timing signals to the AID converter to stan and stop 
converting the signal. Since each line of picture information occupies about 53 itS and 
512 points are sampled per line, there are approximately 102 ns for each sample. The 
AID flash converter used has a conversion time of 28.5 ns and the data memory SRAM 
has a write cycle of 70 ns. Therefore the conversion-write cycle is under lOOns and the 
time requirement is satisfied. Our design of the image grabber is simple, reliable and 
flexible. One may reprogram the EPLDs so that a nonstandard video signal can also 
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Fig. 3. (a) Block diagram of the image grabber. 
(b) Block diagram of the video composite circuit. 
be digitized with choices from a wild range of resolutions. The block diagram of the 
image grabber is shown in Figure 3 (a). A VDAC1852 D/A converter and a 3009Z sync 
pulse generator are employed in the D/A unit to obtain the standard composite video 
signal from the processed digital image. A timing circuit using the Intel EPLD controls 
the conversion and produces the address for reading data. Both the image grabber and 
the video composite circuit are operated in the DMA modes. The block diagram of the 
video composite circuit is shown in Figure 3(b). 
DATA PROCESSOR AND SYSTEM CONTROLLER 
A TI TMS320C25 is used to process the digitized data stored in the SRAM. The 
TI TMS320C25 digital signal processor is a 40-MHz CMOS 1~bit second-generation 
microprocessor in the TMS320 family [7]. Advanced VLSI technology allows it to 
achieve the high computational power and to have a very low cost at the same time. Its 
powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, 
and innovative architecture have made the TMS320C25 ideal solution to many digital 
signal applications, such as telecommunications, speech processing, image processing, 
digital filtering, high-speed control, and other computation-intensive applications. 
With its 100ns instruction cycle time (the multiplication-accumlation operation is a 
single instruction), the TMS320C25 performs operations necessary for many real-time 
digital signal processing algorithms. Its Harvard-type architecture, in which program and 
data memory reside in separate address spaces, allows a full overlap of instruction fetch 
and execution. The TMS320C25 provides 544 1~bit words of on-chip data RAM and 
a 409~word on-chip ROM. Its multiple interrupts and multiprocessor interface make 
the multiprocessor configuration to be easily implemented. It also has a serial interface 
for the external communication. Some standard image processing programs are stored 
in the 32K bytes ROM which has a cycle time of 25 ns. 
The system controller utilizes an Intel 80186 microprocessor, which supervises the 
data bus, image grabber, video composite circuit, and signal processor TMS320C25. The 
80186 decodes the operation codes from the keypad to invoke a specific image processing 
algorithms. The system software of the Intel 80186 is stored in the 16K bytes ROM. 
The communication between Intel 80186 and TMS320C25 is through interrupts. 
During the image digitization procedure, the TMS320C25 is in a hold mode and its 
external interface is in a high-impedance state. If there is an image processing request 
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given by a user through the keypad, Intel 80186 will decode it and reset the hold mode. 
An interrupt is then sent to the TMS32OC25 and the start address of the program is 
loaded to the TMS320C25. Then, the TMS320C25 takes over the control of the data 
memory. Since the data memory has a cycle time of 70 ns, one wait state is added in 
reading and writing data from the data memory. This slightly reduces the computational 
speed but maintains the cost down. Once the TMS320C25 finishes the processing, an 
interrupt is sent to Intel 80186 and then TMS32OC25 is set in the hold mode again. At 
any time, the data memory is only connected to one of the three units: image grabber, 
video composite circuit, and TMS320C25, to avoid the bus confliction. 
IBM-PC EXPANSION CARD 
To obtain the flexibility of the system, a PC expansion card is designed and 
implemented. This card has two functions. First, the card can be easily connected to our 
portable system mentioned above in order to transfer data between the portable system 
and an IBM-PC. Second, the card is a high speed data processor of an IBM-PC so that 
the computation speed of a PC can be greatly increased. The expansion card is designed 
to put into one of expansion slot of an IBM-PC. 
As shown in Figure 4, the expansion card consists of a TMS320C25, high speed 
SRMs and EPROMs, an address counter for the DMA, interfacing logic for TMS320C25 
and DMA controller. Other miscellaneous high speed 7400 series logic for chip 
selections, input and output latches, and transceivers are not listed in the figure. 
The card can be accessed from a PC at address range 300-31F (hex) with a 
standard C program language. The interface logic identifies commands from the PC 
and determines that either the address vector is transferred to the DMA address counter 
or the TMS320C25 is reset for data processing. One Intel 5C090 EPLD is programed 
for the interface logic and another EPLD is programed for the address counter of the 
DMA. When it is in the DMA mode, the data and programs are directly transferred 
between the PC and the SRAM through a pair of latches and a transceiver. If it is in 
the processing mode, the PC will provide the start address of a program stored in the 
EPROM or in the SRAM for the TMS320C25. Consequently, the TMS320C25 will 
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Fig. 4. Block diagram of the IBM-AT expansion card. 
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EXPERIMENT RESULTS 
The portable system and the PC expansion card have been designed and implemented 
separately. The system digitizes a standard video image in a rate of 30 frames per 
second with a resolution of 480x512 and 256 gray levels. It also converts the digital 
image into the standard composite video signal. The digitized data are processed at a 
high speed by a digital signal processor TMS320C25. Most image processing algorithms 
(7x7 low- and high- pass filter, edge detection, histogram equalization, two dimensional 
digital filters, etc.) can be finished within a second. Other feature extraction algorithms 
are finished in a few seconds. The two dimension 512x 512 FFf takes about 20 second 
on the expansion card which includes the data transfer time between SRAM and the 
PC. This allows the Wiener deblurring filter to be finished within 50 second for a 
512x512 image. Comparing with the SUN 3/60 which will take 300 seconds for the 
512x512 FFf (single precision) [8], our system has shown the great computational 
power with a very low cost. 
CONCLUSION 
A high speed image processing system is designed and developed. The system 
integrates the video image grabber, image processor, and the video composite circuit 
together so that the system is fast and powerful to process video images. The flexibility 
and expansibility of the system are obtained by the PC expansion card. The system can 
either stand alone or be connected to an IBM-PC. The PC expansion card can be used 
as a high speed data processor for a IBM-PC. The system is user friendly, portable, and 
light weight for the applications in a remote site and on a industrial inspection line. The 
cost of the system is about $1000 for the parts. 
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